View AN1386_4949503.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1/17 june 2001 AN1386 application note using the dsm2180f3 with the analog devices adsp-2185 contents n purpose n dsm2180f3 architecture n development systems n interfacing the dsm2180f3 with the adsp-2185 C dsm2180f3 bus inter- face C adsp-218x to dsm2180f3 schematic n define the adsp-2185 interface in psdsoft express n adsp-2185 boot loader n adsp-2185 memory map n programming the dsm2180f3 in-circuit using the jtag interface n summary n appendix the dsm2180f3 is a system memory device for use with dig- ital signal processors from the popular analog devices adsp- 218x family. dsm means digital signal processor system memory. a dsm device brings in-system programmable (isp) flash memory, programmable logic, and additional i/o to dsp systems. the result is a simple and flexible two-chip solution for dsp designs. dsm devices provide the flexibility of flash memory and smart jtag programming techniques for both manufacturing and the field. on-chip integrated memory de- code logic and memory paging logic make it easy to add large amounts of external flash memory to the adsp-218x family for bootloading and/or overlay memory. the dsp accesses this flash memory using either its byte dma (bdma) interface or as external data overlay memory (no dma setup overhead). jtag in-system programming (isp) reduces development time, simplifies manufacturing flow, and lowers the cost of field upgrades. the jtag isp interface eliminates the need for sockets and pre-programmed memory and logic devices. for manufacturing, end products may be assembled with a blank dsm device soldered to the circuit board and programmed quickly. in addition to isp flash memory, dsm devices add program- mable logic (pld) and up to 16 configurable i/o pins to the dsp system. the state of each i/o pin can be driven by dsp software or pld logic. pld and i/o configuration are program- mable by jtag isp, just like the flash memory. the pld con- sists of more than 3000 gates and has 16 macro cell registers. common uses for the pld include chip selects for external de- vices, state-machines, simple shifters and counters, keypad and control panel interfaces, clock dividers, handshake delay, and muxes. this eliminates the need for small external plds and logic devices. configuration of pld, i/o, and flash memo- ry mapping are easily entered in a point-and-click environment using the software development tool, psdsoft express?. this software is available at no charge from http://www.psdst.com/ html/softcenter2.html. the two-chip combination of a dsp and a dsm device is ideal for systems that have limitations on physical size and power consumption concerns. dsm memory and logic are zero-pow- er, meaning they automatically go to standby between memo- ry accesses or logic input changes, producing low active and standby current consumption.
AN1386 - application note 2/17 purpose the dsm2180f3 device is designed to interface directly with the popular analog devices adsp-218x se- ries of dsps. the dsm2180f3 device provides bootloading capability and enables the core dsp design to be done with two chips. the dsm jtag port allows in-system programming (isp) of a completely blank dsm2180f3 device sol- dered to the board with no involvement of the dsp, which is ideal for first time programming during man- ufacturing. subsequent field updates can also be done via this interface. this application note addresses the ease of interfacing the dsm2180f3 with the adsp-2185 dsp. famil- iarity with the dsm2180f3 is assumed. please see the dsm2180f3 data sheet for a detailed description of the device. dsm2180f3 architecture figure 1 is a block diagram of the dsm2180f3. figure 1. dsm2180f3 block diagram on-chip features supply the key elements to implement a two-chip dsp system. flash dsm features in- clude: n glueless connection to dsp: easily add memory, logic, and i/o to dsp. pb0 pb1 pb2 pb3 pb4 pb5 pb6 pb7 i/o port pc0 pc1 pc3 pc4 pc5 pc6 i/o port complex pld (cpld) 16 input micro<>cells 16 output micro<>cells bb bbbbbb b c b c b c b c b c b c b c b c page reg security lock pld input bus allo- cator flash memory pin feedback node feedback dsm2180f3 dsp system memory internal addr, data, control bus linked to dsp decode pld (dpld) and array external chip selects fs0-7 jtag-isp to all areas of chip b b b b cc c c b c b c b c b c ad0 dsp addr ad1 ad2 ad3 ad4 ad5 ad6 ad7 ad8 ad9 ad10 ad11 ad12 ad13 ad14 ad15 pc2 pc7 dsp control cntl0 cntl1 cntl2 rst\ pd0 pd1 pd2 3 optional outputs to port d pa0 pa1 pa2 pa3 pa4 pa5 pa6 pa7 dsp data 8 segments, 16 kb 128 kbytes total runtime control csiop register csiop power management fs0 fs7 fs6 fs5 fs4 fs3 fs2 fs1 external chip selects, esc0-2 ai04951
3/17 AN1386 - application note n 128 kbytes of main flash memory, divided into eight equal individually protected sectors. n flash-based pld with 16 output macrocells and 16 input macrocells. n general purpose pld that is configurable for external chip-selects or combinatorial logic. n 19 individually configurable i/o port pins. each may be defined as dsp i/os, pld i/os, latched dsp address outputs, or special function i/os. n 8-bit page register to expand the external address space and implement memory swapping. n jtag compliant serial port for true in-system programming (isp) of blank devices and reprogramming of devices in the factory or field. development systems this application note provides general guidelines for connecting the dsm2180f3 to the adsp-218x dsp. in addition, st provides a specific development kit implementation called the dk-2180 that highlights many of the features of the dsm and adsp. for more information, see our development kit section of our website: http://www.psdst.com/html/tools.html. psdsoft express is a software development tool that runs on windows platforms for dsm family develop- ment. this tool allows you to configure the dsm using a simple point-and-click interface. dsp bootloader firmware is imported and merged to create a single programming data file (.obj) to program into the dsm. the generated programming data file is then used to program the dsm using one of st's programmers (psdpro or flashlink) or a 3rd party programmer. for more information on psdsoft express, visit http:/ /www.psdst.com/html/softcenter2.html. to see a list of compatible 3rd party programmers, visit http:// www.psdst.com/html/psdprog.html. interfacing the dsm2180f3 with the adsp-2185 the adsp-2185 contains the following: n an on-chip 8-bit automatic boot loader through dma interface or memory port n 80 kbytes ram configures as: n 16 kwords program memory ram (24-bit) n 16 kwords data memory ram (16-bit) n dual-purpose program memory for both instructions and data storage. the low-cost dsm2180f3 is selected for this design to take advantage of the adsp-2185 resident boot loader, using its flash memory to store the downloadable adsp-2185 program code. figure 2 is a basic block diagram that shows the implementation of a basic system using the dsm2180f3/ adsp-2185 two-chip combination. all glue logic, flash memory, bus interface logic, i/o, chip selects, and plds are contained in the dsm chip.
AN1386 - application note 4/17 figure 2. minimized dsp system block diagram dsm2180f3 bus interface when an adsp218x is selected in psdsoft express (see section 6), the bus interface is pre-configured so there is no chance to make a configuration mistake. table 2 lists the bus interface signals from the adsp-2185 used to access the flash memory, pld logic, and i/o inside the dsm2180f3. these signals are automatically configured when the adsp-218x is selected. table 1. adsp-2185 / dsm2180f3 bus interface pin functions adsp-2185 pin functions dsm2180f3 pin functions pin description a [15:0] adio [15:0] external address bus addresses all external memory - program, data and i/o. d [7:0] n.c. 8 high byte bi-directional external data bus lines. d [15:8] port a:pa [7:0] 8 low byte bi-directional external data bus lines.port a is used as the 8-bit data bus into the dsm2180f3. /wr cntl0 write signal is used to access external memory during memory write cycles. /rd cntl1 read signal is used to access external memory during memory read cycles. /bms cntl2 byte memory select signal is used for external 8-bit data memory accesses. /reset _reset system reset input adsp-2185 dms2180 lcd, uart, etc. a0-a15 d8-d15 port a port b port c port d ad0-ad15 jtag header data address control lines cntl[2..0] control optional device ai04952
5/17 AN1386 - application note figure 3. adsp-218x to dsm2180f3 bus interface schematic adsp-218x a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 clkin xtal adio0 adio1 adio2 adio3 adio4 adio5 adio6 adio7 adio8 adio9 adio10 adio11 pb3 pb2 pb1 pb0 pb7 pb6 pb5 pb4 pc4 pc3 pc1 pc0 pc6 pc5 addr0 addr1 addr2 addr3 addr4 addr5 addr6 addr7 addr8 addr9 addr10 addr11 _reset a12 a13 d16 d17 adio12 adio13 adio14 adio15 addr12 addr13 addr14 addr15 d18 d19 pc2 pc7 addr16 addr17 chip select pwdack pd2/_csi power down _reset _reset _reset optional jtag header tms tck t s tat _terr tdi tdo _reset gnd vcc sport0 serial chn serial device sport1 serial chn fl0 fl1 fl2 _irql0/pf5 _irql1/pf6 pf3 _irq2/pf7 _irqe/pf4 pf0/modea pf1/modeb pf2/mocec i/o intr/i_o intr/i_o intr/i_o intr/i_o oscillator or xtal _br _bg _bgh bus_request grant_hung bus_grant pwr_down_in _pwd i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o dsm2180 data8..15 data 8 data 9 data10 data11 data12 data13 data14 data15 d8 d9 d10 d11 d12 d13 d14 d15 pa 0 pa 1 pa 2 pa 3 pa 4 pa 5 pa 6 pa 7 byte mem select i/o mem select data mem select _rd _bms _ioms _dms pd1 cntl0 cntl1 cntl2 _wr pd0 write read write read addr0..2 _pms data lcd, uart, etc. optional device _rd _wr _select address n/c _cms n/c serial device vcc up supervisor vcc ai04953
AN1386 - application note 6/17 adsp-218x to dsm2180f3 schematic figure 3 shows an example schematic diagram for an adsp-218x to dsm2180f3 design. while table 1 shows the required connections for every design, the schematic shows additional signals and functions that would be typical of many designs. specifically, the following signals have been added: table 2. adsp-2185 / dsm2180f3 optional signals used note: the schematic also shows basic adsp-218x connections, such as the system reset input and the dsm2180f3 shows additional op - tional connections, such as i/o and jtag. define the adsp-2185 interface in psdsoft expr ess highlights of design entry will be given here. please refer to the psdsoft express user manual for a thor- ough coverage of all the features of psdsoft express. this section is meant to show you just the essentials to get you going. here are the steps when using a template: invoke psdsoft express and open a new project n start psdsoft express. n create a new project. n select your project folder and name the project (in this example, name the project dsm2180 in the folder psdsoft\my_project). the associated dialog box is shown graphically in figure 4. mcu/dsp and psd selection when you click ok in the new project window, the mcu and psd selection screen appears. when you see this screen, make the following selections: n select analog devices for the manufacturer and adsp 218x for the type n the control signals are selected for you. n select the dsm2180 for the family, the dsm2180f3 for the part and the k package. n the mcu/dsp parameters are set for you. click ok . adsp-2185 pin functions dsm2180f3 pin functions pin description /ioms pd0 i/o memory select signal /dsm pd1 data memory select signal d18 pc2 address bit 16 d19 pc7 address bit 17 pwdack pd2/_csi power down chip select signal n/a pb2 chip select for external device, such as lcd, uart, etc.
7/17 AN1386 - application note figure 4. psdsoft express define dsm and mcu/dsp now you have your project established based on a dsm2180f3 and an adsp-2185. when the design parameters screen appears, choose use example template selection and click ok to be taken to the mcu template selection screen. now choose application note 076, dsp loader and click generate. this will automatically setup the extra pins described in table 2 and the memory map described in the next section pin definitions your pin definitions should match figure 5 and are defined according to the schematic shown in figure 3. on this screen, you can add or update pin functionality as desired. when you are finished, clicking next>> will take you to the design assistant screen, which will be covered in the next section.
AN1386 - application note 8/17 figure 5. dsm2180f3 pin definitions note: there are detailed instructions on how to use this screen and other screens in the psdsoft express user manual. adsp-2185 boot loader the adsp-2185 has two mechanisms to allow automatic loading of the internal program memory after reset which are bdma boot or idma boot. either mode can be used with the dsm2180f3, however, this application note uses bdma booting. the method for booting is controlled by the mode a, b and c con- figuration bits. see the adsp-2185 data sheet for details on the boot methods and mode pins. adsp-2185 memory map the adsp-2185 uses a modified harvard architecture with up to four independent memory spaces (i/o, data, program, and combined). it contains 16 kwords (x16) of on-chip data memory (dm) ram and 16 kwords (x24) of on-chip program memory (pm) ram. see the adsp-2185 data sheet from analog de- vices for details on the memory architecture. figure 6 shows one possible memory map. the nomenclature fs0.fs7 are individual 16 kbyte flash mem- ory segment designators within the dsm and csiop designates the dsm control register block. for this memory map, the dsp should be set to run in full memory mode. memory contents of the dsm device may lie in one or more of three different dsp address spaces; i/o space (with limited address lines), byte dma space, and/or external data-overlay memory space (dms). since the dsm device is a byte-wide memory, awareness of the natural x16 and x24 nature of dm and pm respectively is important. the de- signer may easily specify memory mapping in a point-and-click software environment using psdsoft ex- press?. since the memory mapping is implemented with the dpld and the page register, many possibilities exist.
9/17 AN1386 - application note the memory map is organized to work within the restrictions of the adsp-2185 boot loader (discussed in the previous section) and to utilize the entire flash memory and show the paging features of the dsm2180f3. figure 6. adsp-2185/dsm2180f3 memory map 04000 dsp byte dma memory space ( bms ) dsp data memory space ( dms ) 1ffff nothing mapped 07fff 08000 0bfff 0ffff 13fff 17fff 1bfff 1ffff 0c000 10000 14000 18000 1c000 03fff 00000 fs0 fs7 16k bytes flash memory fs6 fs5 fs4 fs3 fs2 fs1 fs0 16k bytes (8k words) a13 = 1 a13 = 0 fs1 a13 = 1 a13 = 0 fs2 a13 = 1 a13 = 0 fs3 a13 = 1 a13 = 0 fs4 a13 = 1 a13 = 0 fs5 a13 = 1 a13 = 0 fs6 a13 = 1 a13 = 0 fs7 a13 = 1 a13 = 0 page 0 page 1 page 7 page 6 page 5 page 4 page 3 page 2 03fff 00000 03fff 00000 dsp i/o memory space ( ioms ) 00000 nothing mapped 1ffff csiop 256 control regs flash memory paged over 8 pages 000ff _cs_uart 8 uart regs 00200 00208 ai04956 16k bytes flash memory 16k bytes flash memory 16k bytes flash memory 16k bytes flash memory 16k bytes flash memory 16k bytes flash memory 16k bytes flash memory
AN1386 - application note 10/17 figure 6 shows a typical memory map with the following attributes: n i/o address space. the 256 byte locations for dsm control registers (csiop) reside in dsp i/o address space, selected by the dsp ioms signal. since dsp i/o accesses are 16 bits, not 8 bits, the upper byte of a 16-bit dsp i/o access must be ignored. n byte dma address space. the dsp may boot-load or fetch overlay bytes from 128 kbytes of flash memory using the dsp bdma channel. the dsp may also write to flash memory using the byte dma channel. dsm flash memory is accessed in 128 kb continuous byte address locations through the bdma channel and is selected whenever the dsp bms signal is active. flash memory in the dsm device must be un-locked and written by the dsp one byte at a time, checking status after each write (typical flash memory programming algorithm). n data overlay memory address space. all 128 kbytes of flash memory also reside in dsp external data-overlay memory space, selected by dms, allowing more efficient byte writes to flash memory. the dsp uses its external data overlay window of 8 kb locations to access external memory as data. the dsp doubles the size of this window to 16 kb locations by manipulating its a13 address line using its dmovlay register (see the adsp-2185 data sheet for details). since all 128 kbytes of flash memory must be accessed through a window of only 16 kb locations, the dsp uses the page register inside the dsm device to page through 8 pages of 16 kbytes, as shown in figure 6. since dsp data accesses are by 16 bits, not 8 bits, the upper byte of a 16-bit dsp data access must be ignored. define the memory map in psdsoft express the template's memory map is setup according to figure 6. first, note how the page register is setup, shown in figure 7. figure 7. dsm2180f3 page register setup the memory map is organized to work within the restrictions of the adsp-2185 boot loader and to utilize the entire flash memory and show the paging features of the dsm2180f3. the three paging bits will provide 2 3 = 8 pages. click next to see the chip selection equations screen, shown in figure 8.
11/17 AN1386 - application note figure 8. dsm2180f3 chip select equations if you click on each of the chip select signals in the list on the list, you will see that they have all been defined according to the memory map in figure 6. note that all the chip-select equations are listed in the appendix. the i/o logic equations and user-defined equations tabs are used to implement general-purpose com- binatorial and sequential logic. these topics are covered in more detail in the psdsoft express user man- ual: http://www.psdst.com/html/psdsoft_exp.htm. when you are ready to see how the dsp firmware can be loaded into the dsm via the programming data file (.obj), click done . loading the adsp firmware into the dsm now that you have completed the definitions of the dsm's internal and external signals, it is time to load the adsp firmware into the dsm. to accomplish this, take the following steps: n click the fit design to silicon button in the psdsoft express design flow. since this is a template, the design should fit without errors if you have not modified the design. if you do get an error, you will need to fix it before moving on. n take note of the generate c code button. it is used to generate flash routines that can be pasted into your c code before compiling and linking. this is not required for the presented design. n click the merge mcu/dsp firmware with psd button. this step is where the dsm configuration/mem map are merged with the output of the compiler/linker tools chain. upon invocation, you will get a warning that basically says, since paging was used in the design, the software is not sure how to fill in the file start and stop addresses and you will have to do it manually. figure 9 shows an example of how this might be filled in and assumes that a file called program.hex has been previously generated, taking up the first three dsm flash segments. note the scroll bar on the right to access memory beyond fs3. click ok to generate the programming data file (.obj) that will be used to program the device. that's it; you are now ready to program the device. for more information on how to program the dsm through the jtag port or a conventional programmer, consult the psdsoft express user manual: http:// www.psdst.com/html/psdsoft_exp.htm.
AN1386 - application note 12/17 figure 9. merging of dsp firmware with dsm memory map programming the dsm2180f3 in-circuit using the jtag interface the ability to initially program a new system board with a blank flash memory soldered directly to it has solved many manufacturing logistics problems: no sockets or individual labels are required; inventory of non-volatile program memory chips is reduced to one package; the pld is programmed at the same time as the memory chip: one system board can be built and inventoried; and options can be programmed into the flash memory at board level testing. port c i/o lines are used to interface to the standard jtag signals - tms, tck, tdi and tdo. tstat and terr are optional jtag-isp extensions that can be monitored to decrease the programming time of the dsm2180f3. the dsm configuration, pld logic, and flash memory can all be programmed through the jtag port. port c jtag pins can also be multiplexed with other signals, such that the signals are used to program the dsm while the dsp is held in reset and as general i/o during normal dsp operation. the cost of jtag muxing is a single pin on the dsm to control the state of this mux. this option frees up the jtag pins for i/o functions after jtag programming is complete. for more information on how the jtag port can be multiplexed, see application note an1153 and the psdsoft express user manual at: http://www.ps- dst.com/html/psdsoft_exp.htm. also note that the dk-2180 development board multiplexes the jtag sig- nals and has a slightly different pin configuration.
13/17 AN1386 - application note summary as dsps continue to proliferate into markets such as communications, industrial, medical, signal condi- tioning, and hand held test equipment, the dsm2180f3 and dsp form an ideal 2-chip solution with on- chip pld and i/o lines that are individually configured to perform any function required by the system de- sign. using the dsm2180f3 as an 8-bit boot loader in both high speed and low speed systems is an ideal and rapid design alternative to a discrete solution. inexpensive slower memory and plds integrated in the dsm2180f3 now become both cost and performance effective. several features of the dsm2180f3 were used to expand the functionality of the adsp-2185, including: n in-system programmable flash memory. n jtag-isp to simplify manufacturing. n expanded i/o. n interfacing to external devices was easily accomplished by generating the required control signals in the internal programmable pld. n a quick and easy design prototype using psdsoft express. these changes have added to both the versatility and performance of the adsp-2185. appendix the appendix contains the psdsoft express design assistant summary listing all logic equations to show how the dsm2180f3 is configured for the adsp-2185 interface in order to implement the example in this application note. application note an1356 presents a step-by-step illustration of how to configure the flash dsm family. although an1356 uses the 16-bit flash psd4235g2 in the example, the software and procedure is the same for the 8-bit dsm2180f3. *********************************************************************** psdsoft express version 7.10 summary of design assistant *********************************************************************** project : an076 date : 05/21/2001 device : dsm2180f3 time : 13:05:59 mcu/dsp : adsp-218x *********************************************************************** pin definitions: ================ pin signal pin name name type ------------ ------------ ------------ adio0 a0 address line adio1 a1 address line adio2 a2 address line adio3 a3 address line adio4 a4 address line adio5 a5 address line adio6 a6 address line adio7 a7 address line adio8 a8 address line adio9 a9 address line adio10 a10 address line adio11 a11 address line adio12 a12 address line
AN1386 - application note 14/17 adio13 a13 address line adio14 a14 address line adio15 a15 address line cntl0 _wr dsp bus control signal cntl2 _bms dsp bus control signal cntl1 _rd dsp bus control signal reset _reset reset input pa0 d8 data line pa1 d9 data line pa2 d10 data line pa3 d11 data line pa4 d12 data line pa5 d13 data line pa6 d14 data line pa7 d15 data line pb0 _cs_uart external chip select - active-lo pc0 tms dedicated jtag - tms pc1 tck dedicated jtag - tck pc2 a16 logic or address pc3 tstat dedicated jtag - tstat pc4 _terr dedicated jtag - /terr pc5 tdi dedicated jtag - tdi pc6 tdo dedicated jtag - tdo pc7 a17 logic or address pd0 _ioms logic or address pd1 _dms logic or address pd2 _csi psd chip select input, /csi user defined nodes: =================== none defined page register settings: ======================= pgr0 is used for paging pgr1 is used for paging pgr2 is used for paging pgr3 is not used pgr4 is not used pgr5 is not used pgr6 is not used pgr7 is not used equations: ========== csiop = ((address >= ^h0000) & (address <= ^h00ff) & (!_ioms & _dms & _bms)); fs0 = ((address >= ^h0000) & (address <= ^h3fff) & (_ioms & _dms & !_bms)) # ((page == 0) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs1 = ((address >= ^h4000) & (address <= ^h7fff) & (_ioms & _dms & !_bms)) # ((page == 1) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs2 = ((address >= ^h8000) & (address <= ^hbfff) & (_ioms & _dms & !_bms)) # ((page == 2) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs3 = ((address >= ^hc000) & (address <= ^hffff) & (_ioms & _dms & !_bms)) # ((page == 3) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs4 = ((address >= ^h10000) & (address <= ^h13fff) & (_ioms & _dms & !_bms)) # ((page == 4) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs5 = ((address >= ^h14000) & (address <= ^h17fff) & (_ioms & _dms & !_bms))
15/17 AN1386 - application note # ((page == 5) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs6 = ((address >= ^h18000) & (address <= ^h1bfff) & (_ioms & _dms & !_bms)) # ((page == 6) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); fs7 = ((address >= ^h1c000) & (address <= ^h1ffff) & (_ioms & _dms & !_bms)) # ((page == 7) & (address >= ^h0000) & (address <= ^h3fff) & (_ioms & !_dms & _bms)); !_external_cs = ((address >= ^h0200) & (address <= ^h0207) & (!_ioms & _dms & _bms));
AN1386 - application note 16/17 table 3. document revision history date rev. description of revision 21-jun-2001 1.0 document written
17/17 AN1386 - application note for current information on psd products, please consult our pages on the world wide web: www.st.com/psd if you have any questions or suggestions concerning the matters raised in this document, please send them to the following electronic mail addresses: apps.psd@st.com (for application support) ask.memory@st.com (for general enquiries) please remember to include your name, company, location, telephone number and fax number. information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsibility for the co nsequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specifications mentioned in this publicati on are subject to change without notice. this publication supersedes and replaces all information previously supplied. stmicroelectronics prod ucts are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectro nics. the st logo is registered trademark of stmicroelectronics all other names are the property of their respective owners. ? 2001 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - brazil - china - finland - france - germany - hong kong - india - italy - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - u.s.a. www.st.com

▲Up To Search▲

Price & Availability of AN1386

	To Download AN1386 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .